Independently Published

ASIC Design ENGINEERING: Digital Architecture RTL Verification Synthesis Physical Timing and Chip Implementation

Name: ASIC Design ENGINEERING: Digital Architecture RTL Verification Synthesis Physical Timing and Chip Implementation
Brand: Independently Published
SKU: c59f81d1d545438cf787aafa5431d855

1/1

Image of ASIC Design ENGINEERING: Digital Architecture RTL Verification Synthesis Physical Timing and Chip Implementation

Amazon

Prices from

11.12

Description

ASIC Design ENGINEERING: Digital Architecture RTL Verification Synthesis Physical Timing and Chip Implementation

Compare webshops (2)

Sponsored links · Some shops pay us a fee

Sort by:

€ 11.12

Description (0)

ASIC Design ENGINEERING: Digital Architecture RTL Verification Synthesis Physical Timing and Chip Implementation

Product specifications

Brand	Independently Published
EAN	9798194141203

Independently Published

ASIC DESIGN - From RTL to Silicon: A Complete Guide Digital Design,...

€ 19.07

Compare 2 stores 2 stores

LEARNCORP

RTL to GDSII: A Complete Guide ASIC Design and Physical Implementation

€ 16.64

Compare 2 stores 2 stores

Independently Published

ASIC DESIGN and DEVELOPMENT: Chip Architecture Verification Manufacturing

€ 12.05

Compare 2 stores 2 stores

Independently Published

CHIP Design and Verification ENGINEERING: RTL SystemVerilog FPGA Prototyping Digital Logic Semiconductor Development

€ 12.09

Compare 2 stores 2 stores

	€ 11.12	To Shop
	€ 11.12	To Shop
COMPARE ALL WEBSHOPS (2)

Popular now

Categories

Popular categories

Brands

Merchants

Popular categories

ASIC Design ENGINEERING: Digital Architecture RTL Verification Synthesis Physical Timing and Chip Implementation

Description

Product specifications